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Abstract—This paper shows the modeling of a linear–assisted or 
hybrid (linear & switching) DC–DC converters. In this kind of 
converters, an auxiliary linear regulator is used, which objective 
is to cancel the ripple at the output voltage and provide fast 
responses for load variations. On the other hand, a switching 
converter, connected in parallel with the linear regulator, allows 
to supply almost the whole output current demanded by the 
load. The objective of this topology is to take advantage of the 
suitable regulation characteristics that series linear voltage 
regulators have, but almost achieving the high efficiency that 
switching DC–DC converters provide. Linear–assisted DC–DC 
converters are feedback systems with potential instability. 
Therefore, their modeling is mandatory in order to obtain 
design guidelines and assure stability of the implemented power 
supply system. 
I. INTRODUCTION 
Series linear regulators have been structures widely used in 
power supply systems for decades, providing supplies with 
low or moderate currents and consume [1], [2]. This kind of 
voltage regulators has several advantages that lead their use. 
However, in spite of these advantages, linear regulators suffer 
from some serious drawbacks. As a result, they are not 
recommendable in some supply systems, especially for high 
power. The alternative, DC–DC switching converters [3], [4], 
has evident advantages opposite to linear regulators. However, 
the design and implementation of this sort of converters is a 
more complex process than in linear regulators, especially 
their control loops when both line and load regulations are 
desired. Furthermore, the intrinsic switched nature of these 
converters produces ripples in the output voltage and an 
increment of the EMIs in neighboring electronic systems. 
The use of linear–assisted hybrid DC–DC converter (or 
linear–switching hybrid DC–DC converter) takes advantages 
of previous alternatives [5]–[7]. Apart from this, some of the 
aforementioned drawbacks are minimized as, for instance, the 
low efficiency and the high power dissipation in linear 
regulators, or the complexity in the design of the control for 
switching converters. 
In this article, a proposal of variable frequency linear–
assisted hybrid DC–DC converter (or linear–switching hybrid 
DC–DC converter) and its modeling is presented. The system 
has a control loop to maintain a constant output voltage that 
could induce instabilities as a function of the values of the 
circuit components and the values of the load (in a similar way 
that linear regulators). Thus a stability study is necessary to 
obtain design guidelines for this kind of DC–DC converters 
and assure the stability of the implemented power supply 
system. 
II. STRUCTURE OF A LINEAR–ASSISTED CONVERTER 
The proposed configuration makes use of an analog 
comparator that controls the conduction or cut of the transistor 
Q1, just as it can be seen in figure 1, and fixes the switching 
frequency. Note that the objective of the switching converter 
is to provide the excess of current that the linear regulator does 
not supply. Consequently: 
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Figure 1.  Basic structure of a self–switched hybrid regulator that 
supplies a load RL, and currents through RL, inductance L1 and linear 
regulator in the steady state. 
Just not considering in a first approximation any hysteresis 
in the comparator CMP1, the operation of the circuit is just as 
it is explained as follows: if the load current is below a 
boundary current value, that we name as threshold switching 
current, Iγ, the output of CMP1 is held low. Thus the switching 
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converter will be disabled and IL will be zero. As a result, the 
linear regulator supplies the load RL, providing all the output 
current (Ireg=Iout). However, in the moment that load current 
increases and goes slightly beyond this limit current Iγ, the 
comparator output will pass to high level, increasing IL in a 
linear form. Taking into account expression (1) and that the 
load current is constant (equal to Vout/RL), ireg(t) will tend to 
decrease also linearly (figure 1), just reaching a value below 
Iγ. In this moment, the comparator changes its output from 
high to low level, cutting Q1 and forcing IL to decrease. Then, 
when the current in the inductance decreases to a value in 
which ireg(t)>Iγ, the comparator changes from low to high 
level, repeating the cycle again. 
Vref and Rlim determine the value of the threshold switching 
current Iγ according to Rlim=Vref/Iγ. With the objective of 
reducing the value of the dissipated power by the internal 
transistor of the linear regulator to the utmost, this current Iγ 
has to be the minimum and necessary in order to make the 
linear regulator work properly, without penalizing its good 
regulation characteristics. It will also increase the efficiency of 
the system, even with significant load currents. 
The delays of the electronic circuits determine a little 
hysteresis that limits the maximum value of the switching 
frequency. Nevertheless, with the objective of fixing the 
maximum value of this switching frequency to a suitable 
value, it is convenient to add a hysteresis to CMP1. 
A practical implementation of the self–switched hybrid 
regulator presented in figure 1 can be found in [8]. Figure 2 
shows the transient of a variable–frequency linear–assisted 
converter with Vin=10 V. Having into account that the upper 
and lower switching threshold levels of the comparator 
(Schmitt trigger) are VH and VL, respectively, the switching 
frequency is given by: 
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Figure 2.  Transient response of the variable–frequency linear–assisted 
converter with Vin=10 V. It can be seen the response of the circuit to an input 
step from 10 V to 13 V in t=20 µs, and when there is a decrement of the load 
resistance from 10 Ω to 5 Ω in t=40 µs. 
III. MODELING OF HYBRID CONVERTERS 
It is important to highlight that in previous discussion the 
effect of an output capacitance has not been considered. 
Effectively, these linear–assisted converters work properly 
when the load capacitance is null. In spite of this, some 
capacitance can be suitable in order to eliminate possible 
transitory peaks in the output voltage when the converter 
supplies variable loads (that is, high slew–rate in the output 
current). This output capacitor improves the response of the 
converter appreciably. However, the effect of an output 
capacitor in parallel with the load, a parasitic output 
capacitance or a capacitance load induces a trend to instability. 
These instabilities produce and important and considerable 
increment of the output–voltage ripple around the desired 
average output voltage that is observed in the linear–assisted 
converters. 
Figure 3 shows a transient response of the linear–assisted 
converter in the same conditions that figure 2 but with an 
output capacitance CL=100 nF and an equivalent series 
resistance (ESR) equal to 10 mΩ. Note that, with these 
conditions, expression (1) is not satisfied due to the inclusion 
of the CL network. So the obtained waveforms in the circuit 
are not as the reflected in figure 2. In addition, the current 
ireg(t) increases and thus the efficiency of the converter is 
reduced significantly. 
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Figure 3.  Transient response of the linear–assisted converter with an 
output capacitance CL=100 nF. It can be seen the response of the circuit to an 
input step from 10 V to 13 V in t=20 µs, and when there is a decrement of the 
load resistance from 10 Ω to 5 Ω in t=40 µs. 
Therefore, the CL has to be an agreement value. This value 
must be high enough but providing stability of the supply 
system. Even more, the authors have observed that in a linear–
assisted converter, the frequency response of the system (and 
thus the stability conditions) is highly sensitive to the load 
conditions and the output capacitor connected (or parasitic 
capacitance existing) in parallel with the load resistor. Some 
parameters determine the aforementioned instabilities. 
However, the most important are the values of the output 
capacitance CL, its equivalent series resistance, the load 
resistor RL and the inductor L1. 
All these points make necessary to analyze the converter in 
order to obtain design approaches that guarantees its stability. 
The model of the linear–assisted DC–DC converter is 
presented in figure 4. For the operational amplifier is 
considered its low–pass response in block H1, with a 
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differential gain (Ad) and a dominant pole (ωO), and its output 
resistance (roa). For transistor (working in its linear zone) is 
considered the base–emitter dynamic resistance (rπ) and a 
current gain (β). Thus the block H2 contains only the 
association of resistors roa and rπ. 
 
Figure 4.  Proposed model of the hybrid converter. 
The rπ value is calculated as usual from equation (3): 
be T
b Cq
dv v
r
di Iπ
β
λ= =  
(3)
The kd block makes sense of collector current and obtain 
the conducting ratio of switching transistor as equation (4). 
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The inductor small signal voltage is vi and defined as 
usual: 
( )i ov d E e D v= ⋅ + ⋅ −  (5)
The inductor current (iL in figure 4) is obtained thanks to 
the voltage vi and the block H3, which models the inductor and 
its series resistance. Finally, with output current (iout) and 
block H4, the output voltage (vo) is obtained. In the block H4 
the load resistance and output capacitor with its ESR is 
modeled. 
In figure 6 is presented the flow graph of the modeled 
linear–assisted converter. Applying the Mason rule we obtain 
the transfer function given by: 
( ) ( )( )sv
sv
sG
ref
o
=  
(6)
In table I the Maple® code is presented in order to obtain 
the transfer function of equation (6). Subsequent to this, the 
result is simulated with Matlab® to obtain the poles zeros map 
of the system (pzmap function). The used simulation values 
are close to the experimental values of the implemented 
prototype (table II). 
 
Figure 5.  Proposed model of the hybrid converter. 
TABLE I.  MAPLE® CODE USED TO OBTAIN THE TRANSFER FUNCTION 
GIVEN IN EQUATION (6) FOR THE LINEAR–ASSISTED DC–DC CONVERTER 
restart; 
H1:=Aoa/(1+s/woa); 
H2:=1/(roa+rd); 
H3:=1/(rl+s*L); 
H4:=R*(1/C/s+rc)/(R+1/C/s+rc); 
P1:=H1*H2*beta*kd*E*H3*H4; 
A1:=1; 
P2:=H1*H2*beta*H4; 
A2:=1; 
L1:=-H3*H4; 
L2:=-H2*beta*kd*E*H3*H4; 
L3:=-H2*beta*H4; 
L4:=-
H1*H2*beta*kd*E*H3*H4; 
L5:=-H1*H2*beta*H4; 
g:=(P1*A1+P2*A2)/(1-
(L1+L2+L3+L4+L5)); 
g1:=simplify(g); 
g2:=sort(g1,s); 
TABLE II.  SIMULATION VALUES USED IN THE OBTAINED MODEL 
Parameter Value Parameter Value Parameter Value 
Aoa 2·105 
V/V 
RL 2 Ω Icq=Iγ 50 mA 
ωoa 2·π·10 
rad/s 
L1 100 µH β 100 
roa 100 Ω vt 25 mV rd (β·vt)/(λ·Icq) 
E 12 V λ 1 kd 1/100·10–3 
It is observed that the system can be stable or unstable 
with different values of the load resistor, the inductance L1, the 
load capacitance CL and its ESR. 
IV. SIMULATION AND EXPERIMENTAL RESULTS 
Using the model proposed in previous section, some 
interesting simulations have been carried out in order to 
determine the stability of the system as a function of different 
circuit’s parameters. In figure 6 the root locus diagram is 
presented. In particular, we can find three curves for three 
different values of the capacitor’s ESR (1 mΩ, 10 mΩ and 100 
mΩ). In the three plots, the capacitor values goes from CL=100 
nF to CL=1000 µF. Note that when the ESR has a low value, 
the system tends easily to the instability when the capacitance 
value is higher than 1 µF. On the other hand, when the 
capacitor’s ESR is relatively high the stability of the system is 
assured, even when output capacitance is high. 
In figure 7 a root locus diagram is shown for three 
different values of the inductor L1 (200 µH, 100 µH and 50 
µH). As previous two figures, in the three plots the capacitor 
values goes from 100 nF to 1000 µF. Note that when the load 
resistor has a high value, the system tends also to the 
instability when the capacitance value increases. 
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Figure 6.  Root locus diagram for different values of capacitor ESR and 
output capacitance CL. 
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Figure 7.  Root locus diagram for different values of the inductor L1 and 
output capacitance CL. 
Finally, in figure 8 other root locus diagram is shown for 
three different values of the inductor RL (0.2 Ω, 2 Ω and 20 
Ω). As previous figure, in the three plots the capacitor values 
goes from 100 nF to 1000 µF. Note that when the inductance 
has a low value, the system tends also easily to the instability 
when the capacitance value increases. 
Varying different circuit parameter, other set of plots can 
be obtained in the same way that the obtained in previous 
figures. However, the aforementioned parameters (CL, 
capacitor’s ESR, L1 and load resistance) are the four more 
important that determine the stability of the linear–assisted 
converter. Other parameters as, for instance, the inductor’s 
series resistance, the open loop gain of the op–amp, or its 
output resistance have an effect on the dynamics of the 
converter but actually do not lead the converter to the 
instability. 
V. CONCLUSIONS 
In this article, the modeling of a linear–assisted converter 
has been shown. The converter has a control loop to maintain 
a constant output voltage that could induce instabilities as a 
function of the values of the circuit components and the load, 
in a similar way that others converters. The analysis done 
reveals that CL, capacitor’s ESR, inductance L1 and load 
resistance are the four more important parameters that 
determine the stability of the linear–assisted converter. Also, 
from the proposed study we can improve the stability of the 
converter and obtain the influence of its different parameters. 
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Figure 8.  Root locus diagram for different values of the load resistor RL 
and output capacitance CL. 
 
Figure 9.  Photography of the linear–assisted converter prototype that has 
been used to validate the proposed structure. 
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